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Abstract 
Parallel computers constructed using conventional processors offer the potential to achieve 
large improvements in execution speed at reasonable cost, however, these machines tend to 
efficiently implement only coarse-grain MIMD parallelism. To achieve the best possible speedup 
through parallel execution, a computer must be capable of effectively using all the different types 
of parallelism that exist in each program. A combination of SIMD, VLIW, and MIMD parallel- 
ism, at a variety of granularity levels, exists in most applications; thus, hardware that can support 
multiple types of parallelism can achieve better performance with a wider range of codes. 
In this paper, we introduce a new hardware barrier architecture that provides the full DBM 
functionality we discussed in [OKDgOa], but can be implemented with much simpler hardware. 
This mechanism can be used to efficiently support multi-mode moderate-width parallelism with 
instruction-level granularity (i.e., synchronization cost is approximately one LOAD instruction), 
as described in the companion paper [CoD94]. 
Keywords: Parallel Architecture, Dynamic Barrier Synchronization, MIMD/VLIW/SIMD 
Mixed-Mode Computation, Partitionable Systems, Instruction-Level Parallelism. 
This work was supported in part by the Office of Naval Research (ONR) under grant number 
N00014-91-J-4013 and by the National Science Foundation (NSF) under award number 
90 15696-CDA. 
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1. Introduction 
While the market for massively parallel supercomputers has remained limited, the 
demand for more conventional computers has grown to the extent that many microprocessors are 
now considered "commodities." The high sales volume for these parts has justified heroic design 
and fabrication efforts, with the result that some microprocessors offer uniprocessor performance 
that is simply beyond what can be achieved with the more modest resources available for design- 
ing specialized processors for supercomputers. A similar argument applies to the development of 
system software. Thus, building massively parallel supercomputers using standard microproces- 
sors seems very attractive. The problem is simply that these chips were not designed to be used 
in a speedup-oriented parallel configuration. 
Nonetheless, using these microprocessors, it is easy to build a massively parallel system 
that can achieve reasonable performance for very large-grain parallel applications; one might 
even be able to use workstations connected by local area networks (LANs). The challenge is to 
achieve good performance with fine-grain parallel applications. It is possible to build systems 
that use standard chips yet yield good fine-grain performance; however, the system must be 
designed very carefully to achieve this goal. 
Some of the system attributes most important to achieving good fine-grain performance are: 
[ I ]  Good processing element (uniprocessor) performance. 
[2] Near-zero cost synchronization (and hence the flexibility of choice of execution 
mode). 
[3] High-performance communications with both low latency and high bandwidth. 
[4] Compilers that can effectively use the system, as opposed to individual processors. 
It is a relatively simple matter to use a commodity microprocessor to cheaply provide [I], but 
cost-effective ways to achieve [2], [3], and [4] are surprisingly elusive. The key question is why? 
Obtaining near-zero cost synchronization is difficult for a number of reasons. Perhaps the 
most fundamental cause is the propagation delay of electrical (or optical) signals in a parallel 
machine; however, even the most distant processing elements within a massively-parallel 
machine can be just tens of nanoseconds apart. Thus, the synchronization speed of most parallel 
machines is not limited by distance, but rather by the inappropriateness of their synchronization 
model. For example, synchronization methods that require synchronization signals to be 
"routed" between processors are generally slow because dynamic routing implies delays due to 
switching and propagation through active components. 
Further, synchronization cannot be efficient if invoking each synchronization requires exe- 
cution of an expensive sequence of instructions. Any synchronization operation across multiple 
processors requires each processor to notify the processors that it should synchronize with and to 
obtain an acknowledgement that the synchronization has completed; both of these operations 
require off-chip communication. In modern microprocessors, the combination of a high internal 
clock rate, deep pipelining, and out-of-order instruction execution, makes off-chip references 
expensive and their timing imprecise. Thus, it is vital that the number and cost of off-chip 
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references needed to implement a synchronization operation be minimized. 
From an engineering point of view, construction of high-performance communication 
hardware is not particularly difficult; low latency and high bandwidth are both relatively easy to 
obtain at reasonable cost. The problem lies not in actual communication of data, but in the 
processes of sending, routing, and receiving data. Sending and receiving data must both require 
execution of very few instructions; routing (including arbitration of shared paths) must be made 
as efficient as possible. 
Finally, compilers for single processing elements leave management of interactions 
between processing elements to the application programmer, but the level of detail needed to 
efficiently schedule these interactions is not accessible in a high-level language. Even if that 
level of detail were visible to the programmer, making the best use of such a machine involves 
complex VLIW-like code scheduling based on detailed machine-dependent timing analysis - a 
burden that few programmers would be able to bear. Without a compiler that treats the system as 
a system, the programmer can expect to spend a lot of time writing, and performance-tuning, 
highly non-portable code. 
In this paper, we suggest that all these problems can be cheaply solved by implementing a 
very simple and fast barrier synchronization hardware mechanism. Relative to the above issues: 
[I] The new mechanism can efficiently use conventional processors as processing ele- 
ments. 
[2] This synchronization hardware is not PE-to-PE. but PE-to-synchronizer; therefore, 
there is no routing. Using conventional processors, the cost of invoking a synchroni- 
zation is essentially one off-chip operation (i.e., a LOAD operation). The result is that 
fine-grain synchronization time is dominated by signal propagation delay. 
[3] Because the synchronization is so precise, the communication mechanism can be stat- 
ically scheduled. This can greatly simpliljr the system by minimizing routing and 
arbitration hardware. It also improves performance by reducing the sendireceive 
software overhead, as was observed in the PASM prototype (see Section 4.4 for a dis- 
cussion of PASM's banier mechanism) [BeSgl]. 
[4] Although the compiler must aggressively use timing analysis to determine how to 
optimally schedule code for such an architecture. the hardware allows the compiler to 
view the machine as a much simpler target, e.g., as a straightforward partitionable 
SIMD. Although some efficiency might be sacrificed, building a good compiler for 
such a simple execution model is much easier than building a compiler to achieve 
comparable performance for the more conventional, loosely-coupled, MIMD models. 
The ability to switch execution modes on demand also allows for optimization of the 
execution model to match the program structure. 
Thus, the way to achieve a familiar environment with better performance and lower cost per 
unit performance is to use compiler timing analysis and code scheduling technology in concert 
with careful architectural design so that a set of commodity microprocessors can behave as a 
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tightly-coupled parallel system with a nominal amount of "glue logic." We suggest that the key 
to this is the use of a particular type of hardware barrier synchronization in conjunction with com- 
piler code scheduling. 
In this paper, we ignore the "fancy" compiler technology [Di092]. The focus of this paper 
is the new barrier mechanism. The companion paper [CoD94] details how this mechanism can 
implement various execution modes that can be effectively used with conventional compiler tech- 
nology. 
2. Barrier Synchronization 
Although not commonly used in the way we suggest, barrier synchronization has long been 
an important mechanism for coordinating parallel processes. For this reason, many research 
efforts have focused on efficient implementations in both hardware [Lung71 [Po1881 [Gup89] and 
software [Bro86] [ArJ87] [HeFSS] [Lub89]. In 1987, based on observing properties of the PASM 
prototype [SiN87], we proposed a new class of fast barrier synchronization architectures [DiS89] 
[OKDgO] [OKD90a]. 
A traditional barrier is a synchronization point. A processor typically performs the follow- 
ing three steps upon reaching a barrier: 
[ l ]  Marks itself as present at the barrier. 
[Z] Waits for all other participating processors to arrive at. the barrier. 
[3] After all participating processors have arrived at the barrier, it proceeds past the bar- 
rier. 
In contrast, our barrier mechanism changes step [3] into: 
[3] After all participating processors have arrived at the barrier, and after small (bounded) 
delay to detect this condition, all participating processors simultirneously resume exe- 
cution past the barrier. 
This subtle difference is actually the enabling condition for the use of static timing analysis and 
compile-time code scheduling. In essence, immediately after executing a barrier, the compiler 
sees exactly the same scheduling constraints for the MIMD hardware that it would have had for a 
similar VLIW machine. Thus, static instruction scheduling for SIMU and VLIW [El1851 
[CoN88] machines can be extended into the MIMD domain [DiSXg] [Di092] - and to a set of 
commodity processors. This implies that conceptual timing hazards can be resolved at compile- 
time, without the use of runtime hardware for synchronization or arbitration - the most costly 
components in most parallel machines. 
3. The New Barrier Architecture 
As discussed in the companion paper [CoD94], to support multi-mode instruction-level 
parallelism, the barrier mechanism must operate quickly and provide precise timing constraints. 
However, there are actually two separate classes of barrier mechanisms that can provide these 
properties: sturic [Om901 and dynamic [OKDgOa]. The difference between these techniques 
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involves how the hardware determines which barrier synchronization should be the next to fire. 
The static version assumes that there is a complete order for all barrier synchronizations, whereas 
the dynamic version allows barrier synchronizations to be specified as a partial order. Thus, a 
dynamic barrier mechanism allows barrier synchronizations involving disjoint portions of the 
machine to fire in any order. 
To illustrate the difference between static and dynamic barriers, consider the simultaneous 
execution of two different programs on a four processor machine such that program A is executed 
by processors 0 and 1 ,  and program B is executed by processors 2 and 3. Since these two pro- 
grams are independent, each may contain any number of internal barrier synchronizations, as 
shown in Figure 1.l While either the static or dynamic barrier mechanism can be used, the static 
mechanism requires a static complete ordering of the barriers, while the dynamic mechanism 
allows a partial ordering. 
Prog. B Prog. A 
PE3 PE2 PE1 PEO 
Static Dynamic 
Ordering Ordering 
Figure 1: Difference Between Static & Dynamic Barriers 
Thus, for the static mechanism, because barrier A0 is first in the static order, if processors 2 
and 3 reach barrier BO before processors 0 and 1 reach AO, barrier BO will be "blocked" from 
firing until after barrier AO has fired. In contrast, the dynamic barrier mechanism allows the bar- 
riers within independent groups of processors to proceed without interfering with each other; no 
delays can be introduced by blocking. Thus, the dynamic mechanism is clearly superior to the 
static mechanism. 
Notice that Figures 1 and 2 use the ahbreviation "PE" to refer to a processing element, i.e., a processor. 
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There is, however, one problem with the dynamic mechanism: until the design presented in 
this paper, it appeared that the only way to implement a dynamic mechanism would require an 
associative memory and sophisticated system to enqueue barrier patterns from a partial ordering 
[OKDgOa]. This led us to conclude that only the very simple static barrier mechanism was prac- 
tical. 
The primary contribution of this paper is a new dynamic barrier design that is effectively 
implemented by replicating the very simple static barrier architecture, presented in [OKD90], for 
each processor. Notice that the distributed nature of the new barrier synchronization hardware 
necessitates a distributed method for enqueuing barriers; the new barrier architecture solves this 
problem by associating a "return value" with each barrier that encodes the next barrier to be 
"enqueued." A complete dynamic barrier synchronization is accomplished by this mechanism 
with a cost approximately equal to execution of a single LOAD instruction. 
Although the new architecture can be used with most conventional processors, it does place 
some restrictions on the processor interface. These restrictions are discussed in Section 3.1. The 
architecture itself is presented in Section 3.2. Although the architecture is very simple, it is not 
immediately obvious how it can be used to manipulate the masks that determine which proces- 
sors should participate in each barrier. Thus, Section 3.3 describes the basic handling of barrier 
masks. Although this barrier architecture is intended primarily for parallel systems with modest 
numbers of processors, Section 3.4 covers issues relating to how the approach can be scaled to 
massively-parallel systems. 
3.1. Interface To  Conventional Processors 
Unless the processor provides an additional user-controllable off-chip interface (for exam- 
ple, the Arn29050's LOAD and STORE instructions provide three "OPT" bits [AMD91]), the 
processor address and data lines must implement the complete interface with the barrier mechan- 
ism. This results in requirements for the address and data busses, as well as a number of restric- 
tions on the internal ordering and operation of memory accesses. 
3.1.1. Address And Data Bus Sizes 
The sizes of the address and data busses determine the maximum number of processors that 
can be synchronized using a single LOAD instruction. 
As Sections 3.2 and 3.3 explain, fields in the LOAD instruction's read address are used both 
to inform other processors that this processor is waiting at a barrier and to broadcast at least one 
bit that can be used to construct the mask for the next barrier in which this processor will partici- 
pate. Thus, if there are n processors, a barrier synchronization will directly use n+l address bits. 
In addition, the address space must be arranged such that the hardware can distinguish between a 
barrier reference and a normal memory reference. Thus, some portion of the address map - 
large enough to accommodate n+l address bits - must be reserved for the barrier mechanism. 
This can be done by any of a variety of techniques, the simplest of which is to dedicate one addi- 
tional address bit to distinguish between barrier and normal memory references. 
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When a LOAD instruction implementing a barrier completes, the value loaded contains bits 
gathered from each of the processors that participated in the barrier synchronization. Since at 
least one bit is gathered from each processor, the value loaded must be at least n data bits in 
length. While this can be done using a data bus of fewer than n bits, we suggest that it is most 
practical to constrain n to not exceed the width of the data bus. Notice that these data bits are 
used only for barrier operations; there is no impact on the number of data bits available for ordi- 
nary processor operations. 
3.1.2. Internal Ordering And Access Restrictions 
In addition to the relatively mechanical restrictions on the address and data busses, there are 
several other processor requirements that relate to internal properties of the processor. Broadly, 
these requirements fall into three categories: address mapping, pipeline structure, and processor 
stalling. 
Address mapping becomes an issue for several reasons. The first is that on-chip caches 
could cause a LOAD to be completely internal to the processor chip, thus not effecting the 
desired synchronization. However, even more bizarre behavior could result: caches often pre- 
fetch the next few words after a cache miss, and this could cause a barrier LOAD to be issued 
multiple times, perhaps with the barrier mask bits "incremented" - whatever that might mean. 
There is also the minor difficulty that the barrier mechanism can only examine the address bits 
that exit the chip, i.e., the physical address; the complication is that the barrier fields in the virtual 
address might or might not directly correspond to the barrier fields in the physical address. Thus, 
care must be taken to ensure that a barrier LOAD is sent off-chip in the correct format. For- 
tunately, most modern microprocessors allow portions of the address map to be marked as non- 
cacheable, and a virtual-to-physical mapping that does not interfere with barrier op
e
rations can 
usually be created. However, processors that require the entire cache to be flushed or disabled for 
such references cannot efficiently use our barrier mechanism. Likewise, if the same address is 
not used to represent the same barrier on different processors, extra instructions may be needed to 
form new barrier patterns. 
Pipeline structure is an issue because barrier synchronization is used to ensure that all parti- 
cipating processors have reached the barrier before any can execute past the barrier, yet there are 
two basic ways in which pipelining can cause later instructions to be partially executed before the 
barrier has fired. Perhaps the most obvious of these reorderings occurs in processors supporting 
out-of-order execution, however, there can also be order violations in that different pipeline 
stages may cause other operations to occur out-of-order with respect to the barrier LOAD'S off- 
chip reference. These problems occur because the processor pipeline interlock hardware does not 
know that all instructions after a LOAD that implements a barrier actually depend on that LOAD, 
reguardless of register usage. The solution is generally to either force a dependence that the pipe- 
line hardware can detect or to simply add NOPs to ensure that order around barrier synchroniza- 
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Processor stalling is perhaps the most fundamental problem in implementing a barrier syn- 
chronization, since there must be some way to stop the processor until the barrier has fired. There 
are many different ways in which this can be done - the problem is that most techniques would 
increase the minimum time to synchronize well beyond the cost of a single LOAD. Thus, we 
suggest that the ideal technique is to have the barrier hardware simply insert what appears as 
memory wait states until the barrier LOAD has fired. However, some processors do not allow an 
arbitrarily long sequence of memory wait states to be inserted on a LOAD. In such cases, alterna- 
tive solutions range from software polling to use of an interrupt signal, but performance will be 
lower. 
3.2. Barrier Architecture 
Given a processor that provides the facilities described above, the interface to the new bar- 
rier mechanism is trivial: the address referenced by the LOAD must be decoded as a barrier syn- 
chronization and all relevant signals must be appropriately latched. The new barrier architecture, 
which is replicated for each processor, is depicted in Figure 2. 
As suggested in the introduction to Section 3, the reader will notice that the logic tree in 
Figure 2 is virtually identical to Figure 6 in [OKD90] - the original static barrier mechanism. 
The new architecture is even simpler in that it lacks the barrier mask queue. However, unlike the 
static design which uses only a single tree, the new dynamic design replicates this tree for each 
processor. 
The purpose of this tree is to determine whether the processor it is associated with needs to 
wait for the barrier synchronization to complete. The processor needs to wait if and only if at 
least one processor it should synchronize with has not notified this processor's tree that it is syn- 
chronized. The interesting twist is that each of the processors is responsible not only for deter- 
mining when it may proceed past the barrier, but also for informing all and only the other proces- 
sors in that barrier that it is waiting. Both these functions are accomplished by use of the barrier 
mask, which is extracted from the LOAD address. Thus, instead of having just one output line 
from each processor, there is one output line for each of the other processors in the machine (i.e., 
for n processors, 0(n2)  wiring complexity), and it is the responsibility of each processor to set 
these lines appropriately for each barrier. 
If the set of processors participating in each barrier was known at compile time, or did not 
change during execution, the above portion of the hardware would be sufficient. However, to 
support enqueuing of different barrier masks, the barrier architecture also constructs a return 
value for the LOAD. The value LOADed is identical to the barrier address referenced in the 
LOAD, except in that the flag field is forced to 0 and the barrier mask is replaced by the 
flag bits gathered from all the processors. This gathering is implemented by direct wiring. 
The best way to understand the new architecture is to examine how the combination of pro- 
cessor and barrier hardware implement basic operations on barrier masks, as presented in the fol- 
lowing section. 
Page 8 
Part I: Barrier Architecture March 1994 
i 
PEk Flag Output 
(to Flag Vector) A 
PEk Wait 
Barrirr Mask 
Barrier Wait (Load) Instruction Address Used 
[I as above 7 PEn- 1 C as above 7 
Flag Vectw 
Barrier Wait (Load) Instruction Data Read 
Figure 2: The New Barrier Architecture 
3.3. Manipulation Of Barrier Masks 
To better understand how this barrier architecture functions, it is useful to describe in detail 
how barrier masks are manipulated to perform each of the fundamental types of barrier manipula- 
tions. The most basic barrier operation is to perform a dynamic barrier synchronization. In addi- 
tion, we describe the two most fundamental ways of "enqueuing" new barrier patterns: parti- 
tioning the current barrier group and enlarging the current barrier group. Because the hardware 
does not literally use a queue, these two cases degenerate into simply determining the proper bar- 
rier mask within each processor. 
3.3.1. Dynamic Barrier Synchronization 
The basic operation of a barrier synchronization is accomplished by each participating pro- 
cessor asynchronously performing the following sequence of operations. Notice that the 
sequence is not strict; some "steps" can be overlapped. 
[I] Internal to the processor, a bit mask is created or maintained such that the bit position 
corresponding to each processor that will participate in the barrier is a 1, and the positions 
corresponding to the other processors are all 0. 
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[2] Internal to the processor, the bit mask is aligned to the "Barrier Mask" positions BO 
through Bn-1 (as shown in Figure 2), and is inserted into a base address that will be 
decoded as a barrier synchronization request. 
[3] The processor initiates an external reference, apparently to fetch the contents of the address 
computed in [2]. 
[4] The barrier hardware recognizes that the address reference is actually a barrier synchroniza- 
tion request, and thus gates each of the barrier mask bits both to this processor's tree and to 
the corresponding processor's tree. For example, bit Bi from processor j would be an input 
to both the tree for processor j and the tree for processor i. Notice that there is no network 
switching involved in routing each bit; each connection is literally a dedicated wire. The 
bits coming from processors that are not performing barrier synchronizations are forced to 
be zero. 
[51 After a small propagation &lay, this processor's tree yields a single bit answering the ques- 
tion: "Is there a processor that the local barrier mask indicates should participate in the 
barrier, that has not sent this tree confirmation that it has reached this barrier?" Notice that 
it is up to each processor to ensure that it knows which processors it should synchronize 
with (as suggested in step [l]); if these masks are inconsistent, strange behavior can result. 
[6] If the signal generated by the tree is a 1 (true), then this signal is used to stall the processor 
until other processors cause the tree's signal to change to a 0 (false). Typically, this stal- 
ling is implemented by inserting ''memory wait states." 
[7] Upon the tree's signal becoming a 0, the barrier hardware is reset (the barrier mask latches 
are cleared) and the processor is allowed to complete the access that initiated the barrier. 
The value read from the data bus is ignored. 
In practice, steps [I]  and [2] can be combined by simply having the procasor maintain the barrier 
address rather than constructing the address from the mask for each barrier. This optimization is 
used in the code examples given in the companion paper [CoD94]. 
It is also useful to note that, since all processors determine their firing conditions indepen- 
dently, there is no conflict in firing multiple non-overlapping barriers simultaneously. This con- 
stitutes yet another improvement over the original dynamic design [OKD9Oa]. 
3.3.2. Partitioning A Barrier Group 
Because it is the responsibility of each processor to know the set of processors with which it 
will synchronize, a method is needed to notify all processors that will participate in a barrier as to 
the complete set of processors in its barrier group. If the partitioning into groups is known at 
compile time, as it might be in ELP [NiS90], then this notification is accomplished by simply 
placing appropriate lists of barrier addresses within the code generated for each processor. How- 
ever, it is more common that this partitioning is not statically known. Instead, new barrier groups 
are most often created by partitioning an existing barrier group into two groups based on the run- 
time evaluation of a conditional expression. Those processors for which the condition evaluates 
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as true form one barrier group and those for which it evaluates as false form the other. 
The dynamic partitioning of a barrier group is accomplished by using a barrier synchroniza- 
tion to ensure that all processors in the original barrier group have evaluated their conditional 
expressions. This same barrier is also used to gather and broadcast the results of the conditions 
for all the processors. The barrier operation sequence is as described in Section 3.3.1, with the 
following changes: 
Insert step [1 a] before step [2]: 
[la] Internal to the processor, the conditional expression is evaluated. Depending on the truth of 
the expression, the barrier base address is selected as an address that will be decoded as a 
barrier synchronization with the flag bit equal to either 0 (false) or 1 (true). 
Insert step [4a] before step [5]: 
[4a] In addition to gating and routing the barrier mask bits, the flag bit from each processor is 
sent to a global register such that the flag from processor k is placed in the bit position that 
aligns with bit Bk. The bits of this global register that do not align with barrier mask bits 
are hardwired to match the aligning bits in the base barrier address with a flag value of 0. 
Change step [7] to: 
[7] Upon the tree's signal becoming a 0, the processor is allowed to complete the access that 
initiated the barrier. The value read from the data bus is the value sampled from the global 
register. This value is essentially a barrier address, including the barrier mask bits. 
Add steps [8], [9], and [ 101 : 
[8] The barrier hardware is reset (latches cleared) and the bit position in the global register that 
corresponds to this processor is reset. 
[9] This step is performed only if the conditional expression is false on this processor. The new 
barrier address for this processor should contain barrier mask bits for only those processors 
that had flag values of 0 ,  thus, the barrier mask field within the value read should be 
inverted. Typically, this is done using an xOR with a value that has 1 s  in the barrier mask 
positions and 0 s in all other bits. 
[lo] If all processors participated in the original barrier, the result value is directly usable as the 
new barrier address, including the barrier mask bits, for the processors in this processor's 
barrier group. However, if some processors do not participate, the barrier mask bits 
corresponding to processors that did not participate in the barrier may have undefined 
values. In this case, ANDing the value with the original barrier address will force the 
undefined bits to be 0, thereby excluding the corresponding processors from the new bar- 
rier group. 
If a partitioning must decompose a barrier group into more than two subset barrier groups, a 
sequence of binary partitionings can be used to create the subset barrier groups. 
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33.3. Enlarging A Barrier Group 
Just as each processor is responsible for determining which processors it should synchronize 
with in the case of partioning a barrier group, each processor is also responsible for determining 
which processors it should synchronize with when the current barrier group is to be enlarged. 
There are two ways in which the current barrier group can be enlarged - and neither one requires 
execution of a barrier synchronization. 
The first case involves enlarging the current barrier to encompass a statically-known set of 
processors. This is accomplished by simply embedding the (compile-time constant) barrier 
address for the new barrier group in the code for each processor that will participate. 
The second case, which is the most common case for structured programs, involves restor- 
ing the barrier group that existed prior to a partitioning operation. This can be accomplished by 
having each processor save its current barrier address just before each partitioning operation. 
Thus, any partitioning can be "undone" without a barrier synchronization. 
Notice that there is nothing to prevent processors from partitioning or enlarging barrier 
groups using whatever communication hardware mechanisms are available, because barrier 
masksladdresses can be transmitted by any mechanism capable of sending integerladdress values. 
Because these mechanisms are highly machine specific and are not needed to support the 
instruction-level multi-mode operations described in the current work, the use of such mechan- 
isms is beyond the scope of this paper. 
3.4. Scalability 
As indicated in Section 3.1.1, there are limits to the number of processors that can be syn- 
chronized with a single LOAD instruction. For most modern processors, the direct implementa- 
tion of the above architecture is limited to systems with fewer than about 32 processors. How- 
ever, in a machine using many more than 32 high-performance processors, signal propagation 
delays alone are likely to extend the cost of synchronization well beyond the cost of a single 
LOAD. Thus, the most reasonable scaling method is to use this barrier architecture within a clus- 
ter and another method across clusters; in fact, this is exactly how we are implementing the 
CARD machine (see Section 4.1). 
Acknowledging that the proposed barrier architecture does not scale well to massively 
parallel systems, it is useful to understand that the processor interface can scale to massively 
parallel systems. For example, the barrier mask field could be used to represent the number of 
the barrier group that this processor wants to synchronize with, and external barrier hardware 
could maintain information about which processors participate in which barrier. The f l a g  bit 
could still be used to generate new partitions of the barrier group, but the external barrier 
hardware would have to assign a new group number and arrange for the processors to be notified 
of their new group number through the return value LOADed. Although such a scheme imple- 
ments a weaker form of barrier synchronization, and probably executes somewhat more slowly 
due to the complexity of the barrier synchronization unit, it would yield the same functionality 
(provided the maximum number of active barrier groups was not exceeded). 
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Another possible variation would be to maintain the barrier architecture as described here, 
but to use multiple operations to load barrier masks and to retrieve flag vectors. This can be 
thought of as simply "time multiplexing" the operation of the barrier hardware's inputs and out- 
puts to meet limitations on address and data bits available and to dramatically reduce wiring com- 
plexity. This achieves the complete functionality, but with a significant performance penalty. 
Notice that the performance penalty in detecting that a barrier has fired is proportional to the mul- 
tiplexing factor, but the other overheads might not increase significantly. For example, if the 
same barrier mask will be used in multiple consecutive barrier synchronizations, there is no need 
to enqueue the barrier each time nor to compute and examine the return value. It is also possible 
to specify only the portion of a barrier mask which is different from the previous barrier mask, or 
even to reference barrier masks from a "cache" maintained within the barrier synchronization 
hardware. 
4. Performance Of Barrier Implementations 
The use of barrier synchronization to support static scheduling either through aggressive 
compile-time code scheduling or through implementation of statically-scheduled execution 
modes (e.g., SIMD) has many proponents, and a number of machines have been built to take 
advantage of these abilities. In this section, we briefly review some of the competing designs to 
determine the range of execution models and grain sizes for which each implementation is effec- 
tive; the more models supported and the finer the grain size, the better the performance of the bar- 
rier mechanism. 
To aid in this evaluation, we first describe the CARD system - which incorporates the 
mechanism described in this paper. The succeeding sections discuss the FEM, FMP, PASM, and 
CM-5, each of which was the first to introduce some aspect of this type of barrier synchroniza- 
tion. Finally, we offer very brief comments on a few other machines that contain barrier 
hardware. 
4.1. CARD 
The CARD system is based on the CARDBoard, a Compiler-oriented Architecture 
Research Demonstration Board. It was designed specifically to demonstrate a variety of new 
compiler and architecture interactions, including the new barrier architecture described in this 
paper- 
CARDBoard will be the first complete computer system built around a full implementation 
of the dynamic barrier mechanism described in [OKD90a]. For this reason, we felt it was wise to 
begin by developing a prototype of the barrier hardware that we could experimentally evaluate 
and modify. This barrier-only prototype is called PAPERS, Purdue's Adapter for Parallel Execu- 
tion and Rapid Synchronization; it is designed to connect multiple PCs using only their standard 
parallel printer ports. Because we are still experimenting with the PAPERS prototype, the details 
of the CARDBoard barrier mechanism are subject to change, but the basic system design is firm. 
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Unlike most academic prototypes, the CARDBoard is intended to be an easily replicated 
public domain design, i.e., it is designed to be cheap enough for universities to afford multiple 
large configurations, and for individual students to afford the minimum configuration. Toward 
this goal, the system is hosted by a personal computer running Linux (a t ieware version of 
UNIX), and the basic CARDBoard is a single ISA bus card integrating four processors. 
Although the CARDBoard design can accommodate any of a variety of processors, the ver- 
sion currently being prototyped uses Am29050 processors at 25 MHz. These chips are inexpen- 
sive and can complete up to one floating point multiply-add per cycle; however, they are also 
pin-compatible with the Arn29000, making the cost for an integer-only CARDBoard very low. 
Each processor has its own local memory made of fast static RAM, but can also connect to a 
shared bus to access a shared memory, another processor's local memory, the ISA bus interface, 
or registers used to communicate with other CARDBoards. The CARDBoard's internal shared 
bus and interface circuitry is implemented using a field programmable gate array. Although mul- 
tiple CARDBoards can be used to make a parallel machine within a single ISA bus chassis, a 
low-cost fiber optic interface board will facilitate making a single system span multiple ISA bus 
chassis containing up to 256 CARDBoards. 
The current CARDBoard design actually has two separate barrier synchronization mechan- 
isms, each using a four-bit barrier mask and closely following the architecture described in this 
paper. The local barrier mechanism operates exclusively within an individual CARDBoard, 
allowing arbitrary dynamic barrier partitioning. The global barrier mechanism operates across 
CARDBoards, and will probably use each barrier mask bit to represent a group of boards; how- 
ever, this aspect of the design has not been finalized. In either case, a barrier synchronization is 
accomplished in a single LOAD operation with delay typically within a few cycles of signal pro- 
pagation time. 
Perhaps most importantly, the barrier synchronization support on each CARDBoard does 
not significantly increase the complexity of the board, yet provides full dynamic barrier operation 
supporting MIMD, VLIW, and SIMD execution models. In fact, the CARDBoard compilers use 
static timing analysis to arbitrate and schedule most shared bus accesses; without barrier 
hardware, the shared bus implementation would have to be much more complex to achieve simi- 
lar performance. 
4.2. FEM 
The term "barrier synchronization" was first used in a paper by Harry Jordon [Jor78]. This 
paper described the FEM - Finite Element Machine - a MIMD machine designed to efficiently 
manage problems with an SPMD structure such that all processors must complete one phase of 
the program before any can enter the next. 
In contrast to the direct wire connections and logic tree used in the proposed barrier archi- 
tecture, the FEM used serial "priority chain" connections to transmit synchronization status 
information to and from all processors. This yields a simple implementation, but causes the pro- 
pagation delay for synchronization to be proportional to the number of processors. Further, there 
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was no method for partioning the machine into multiple barrier groups. 
4.3. FMP 
The Burroughs FMP [LuB80] was designed to be the Flow Model Processor in a system for 
performing aerodynamic simulations. Although it was never built, it is the first machine design 
to incorporate hardware barrier synchronization with timing properties and hardware structure 
similar to the barrier mechanism discussed in this paper. 
The FMP's barriers are implemented using an AND tree that spans all 512 processing ele- 
ments. When a PE executes a WAIT instruction, that instruction does not terminate until a GO 
signal is received. The GO signal is received by all PEs within 160ns after the last PE has begun 
to execute a WAIT instruction. Given that each PE has a peak performance of 3 MEZOPS, this 
synchronization cost is only about half the time taken to perform a floating point operation - 
very fine grain. 
The FMP's barrier tree can be partitioned by configuring AND gates at lower levels in the 
tree as root nodes for independent barrier groups. This partitioning supports multiple user pro- 
grams sharing a single machine, but is insufficient to support the dynamic partitioning of the 
machine suggested in the descriptions of the SPMD worker and structured SIMD models. 
4.4. PASM 
The PASM prototype [SiN87], a PArtitionable Simd Mimd machine designed and built at 
Purdue, has the distinction of being the first machine to implement both instruction-level SIMD 
and MIMD execution using conventional processors and special barrier synchronization 
hardware. 
Although PASM's design is said to scale to 1,024 processors, the PASM prototype imple- 
ments just 16 PEs, each of which is a standard Motorola MC68000 microprocessor. These 16 
PEs are divided into four groups; each group has a separate control unit incorporating a Motorola 
MC68000 and custom hardware implementing a SIMD fetch unit, enable masking, and barrier 
synchronization. Thus, PASM can be partitioned into at most four barrier groups (or 32 groups 
for a 1,024 PE machine), with partitioning restrictions similar to those of the FMP. 
A PE invokes a barrier synchronization by making a read access to an address that is 
decoded as a barrier synchronization request; memory wait states are inserted to stall until syn- 
chronization has completed. This is essentially identical to our method. However, PASM's bar- 
rier hardware is much more complex and the return value is used very differently. Basically, the 
barrier hardware in the control units contains queues of both mask patterns and values to return. 
PASM's enable mask patterns are used as our architecture uses barrier masks - to determine 
which processors participate in each barrier. The return values are typically ignored in conven- 
tional barrier synchronizations, but are the instruction sequence to broadcast in SIMI) execution. 
If the barrier read is implemented by a LOAD operation, a barrier synchronization is performed; 
if the implementation is an instruction fetch, a barrier synchronization is performed and the next 
SIMD instruction is returned. Thus, changing between modes is simply a matter of MIMD mode 
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executing a JUMP into barrier address space or of SIMD mode broadcasting a JUMP out of that 
space. 
Although the above sounds like an extension of the proposed barrier mechanism (as in the 
CARDBoard), it provides only a fraction of the functionality. One reason is that only the static 
barrier ordering is permitted. However, the more severe limitation is that only the control units 
can enqueue barrier patterns and return values. Thus, PASM is very inefficient if mask patterns 
must be derived from the result of runtime evaluation of parallel expressions - empirically, the 
most common case. Stated differently, PASM's barrier mechanism is a very powerful and 
efficient implementation of static barrier synchronization hardware, but PASM's barrier enqueue 
hardware is too centralized. 
The Thinking Machines CM-5 [TMC92] is a commercial supercomputer that combines 
conventional processors in an architecture supporting both MIMD and SIMD execution. It has 
the distinction of being the first machine to implement SIMD execution without a traditional 
SIMD control unit broadcasting instructions - also a feature of our SIMD execution models, as 
discussed in the companion paper [CoD94]. 
In the simplest sense, a CM-5 consists of a hypertree network linking up to 16,384 compu- 
tational nodes, host interfaces, or YO connections. Each computational node in a CM-5 contains 
a standard Sparc processor, a custom network interface unit, and four custom vector arithmetic 
units. The Sparc peak floating point speed is only 5 MFLOPS, thus, the Sparc's primary purpose 
is to control the network interface and four custom vector arithmetic units yielding 32 MFLOPS 
each - or 128 MFLOPS per computational node. The Sparc also runs the node operating sys- 
tem. 
A barrier synchronization is initiated by sending a control message noting arrival at a bar- 
rier. The synchronization is terminated by receiving a barrier-completed message. This decou- 
pling is sometimes called a "fuzzy barrier" mechanism [Gup89]. Although the control network 
has the ability to be partitioned at configuration time, there is no support for partitioning barrier 
groups under program control. The result is a static barrier hardware structure resembling that of 
the FMP. 
In that the Sparc is only a small portion of the computational node design, it can be argued 
that the CM-5 is not really based on a standard processor. However, the more significant issue is 
that the vector units within each node are very fast compared to the control network that is used 
to implement barriers. Thus, although the CM-5 implements both MIMD and SIMD execution, it 
does so with a grain size of 100s of instructions - quite different from the single-instruction 
overhead implied by our mechanism. 
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4.6. Other Barrier Machines 
There are a variety of other machines implementing some type of hardware barrier mechan- 
ism. The following section summarizes the relevant characteristics for some of the better known 
machines. 
4.6.1. Triton11 
The Tritodl [PhW93] is a 260 PE SIMDMIMD machine closely resembling the PASM 
prototype. There are many differences, but the similarities are striking: PEs are based on 
MC68010 microprocessors, the interconnection network is very fast, and the mec.hanism for 
SIMD instruction broadcast is much like that in PASM. However, barrier synchronization is 
implemented using a "global wired-OR" across the processors. Thus, Tritodl supports only 
static barrier synchronization in which all processors participate. 
4.6.2. OPSILA 
Unlike the other machines described in this paper, OPSILA [AuB86] employs PEs con- 
structed using bit-slice processors (AMD 291 16). Despite this difference, the methods used to 
support SIMD and SPMD are again similar to those used in the PASM prototype. The most seri- 
ous difference between OPSILA and PASM is that OPSILA's interconnection network is only 
operable in SIMD mode; in SPMD mode, PEs cannot communicate. Although SIMII execution 
is directly implemented in hardware, a barrier synchronization (referred to as a "join" operation) 
is used to regain synchronization when switching from SPMD into SIMD execution mode. 
4.6.3. OSCAR 
OSCAR [KaH91], the Optimally Scheduled Advanced multiprocessoR, differs from the 
other machines in that it is explicitly oriented toward compile-time static scheduling of MIMD 
code rather than toward implementing a simpler fine-grain execution model. 
OSCAR is a shared-memory MIMD machine using 16 custom processing elements. Each 
of these PEs completes one operation per clock cycle, yielding 5 M n O P S  per PE. Because each 
operation takes a known amount of time, synchronization can only be lost by some PEs executing 
conditionals or loop iterations while other PEs take different paths. To support this type of asyn- 
chrony, there is a hardware barrier synchronization mechanism implemented using a control line 
on a bus. However, the machine is capable of being arbitrarily partitioned into two or three 
independent PE clusters, each with its own bus, bank of shared memory, and barrier synchroniza- 
tion hardware. 
Although OSCAR'S barrier mechanism appears to be dynamic, it is actually just three static 
mechanisms within a single machine. Further, making changes to a barrier group is not 
addressed in [KaH91], and it appears that making any change would require multiple communi- 
cation operations among the processors. 
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4.6.4. Cray T3D 
The Cray T3D [Crag31 is a shared-memory MIMD machine incorporating up to 2,048 
nodes. Each node contains an Alpha processor and a large amount of custom support circuitry, 
including an interface to a barrier mechanism most closely resembling eight separate copies of 
the FMP's mechanism. Since the use of the eight lines is software defined, it may be possible to 
emulate the operation of the architecture proposed in this paper, but insufficient details are avail- 
able at the writing of this paper. 
5. Conclusion 
Although the use of conventional processors to construct parallel computers has become 
commonplace, very few designs provide support for fine-grain parallelism or for an execution 
mode other than MIMD. We suggest that there is no reason for parallel machines based on con- 
ventional processors - or even distributed machines comprised of ordinary workstations - to 
suffer these restrictions. 
In this paper, we have presented a very simple and inexpensive hardware barrier mechanism 
and described in detail how it can be interfaced to conventional processors. Because this 
hardware implements the full dynamic barrier synchronization mechanism, it easily allows a 
parallel machine to be partitioned at runtime. Thus, the new hardware is signific.antly more 
powerful than other approaches (as outlined in Section 4). 
The companion paper [CoD94], discusses how the new mechanism allows each portion of 
the machine to independently select any of a variety of execution modes includjng MIMD, 
VLIW, and SIMD models. 
We are currently building the CARD machine at Purdue University to demonstrate the pro- 
perties and abilities of the proposed hardware and software. 
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